A 100-Mhz Bandwidth 80-dB Dynamic Range Continuous-Time Delta-Sigma Modulator with a 2.4-Ghz Clock Rate
نویسندگان
چکیده
منابع مشابه
A Continuous-Time Modulator With 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth
This paper presents the design and experimental results of a continuous-time modulator for ADSL applications. Multibit nonreturn-to-zero (NRZ) DAC pulse shaping is used to reduce clock jitter sensitivity. The nonzero excess loop delay problem in conventional continuous-time modulators is solved by our proposed architecture. A prototype third-order continuous-time modulator with 5-bit internal q...
متن کاملA 1.8v Continuous-time Delta-sigma Modulator with 2.5mhz Bandwidth
This paper describes the implementation of a low-voltage, wide bandwidth, continuous-time low-pass ∆Σ modulator. The presented modulator operates at a supply voltage of 1.8V and can achieve a maximum SNDR of 74dB (more than 12 bits) for an oversampling ratio of 32 and in a bandwidth of 2.5 MHz
متن کاملContinuous-Time Sigma-Delta ADC in 1.2-V 90-nm CMOS with 61-dB Peak SNDR and 74-dB Dynamic Range in 10-MHz Bandwidth
This paper describes a continuous-time sigma-delta (CTSD) analogue-to-digital converter (ADC) with 14-bit resolution, and a full-scale input of 1.0 V p-p differential. The circuit is implemented in an 8-layer 90-nm 1.2-V CMOS process. Integrated into the macro is a low-jitter clock generator (LC-PLL). The macro is configurable to allow various oversampling ratios and signal bandwidths, which ma...
متن کاملA 12-mW ADC Delta–Sigma Modulator With 80 dB of Dynamic Range Integrated in a Single-Chip Bluetooth Transceiver
This paper presents a switched-capacitor multibit ADC delta–sigma modulator for baseband demodulation integrated in a single-chip Bluetooth radio-modem transceiver that achieves 77 dB of signal-to-noise-plus-distortion ratio (SINAD) and 80 dB of dynamic range over a 500-kHz bandwidth with a 32-MHz sample rate. The 1-mm circuit is implemented in a 0.35m BiCMOS SOI process and consumes 4.4 mA of ...
متن کاملA ΣΔ CMOS ADC with 80-dB Dynamic Range and 31-MHz Signal Bandwidth
A new ΣΔ modulator architecture is proposed that shapes DAC mismatches in a manner similar to quantization noise shaping, allowing operation with low oversampling ratios and compact logic. The concept is demonstrated in a fourth-order cascaded system running at a clock frequency of 500 MHz and digitizing input frequencies as high as 31 MHz with 80-dB dynamic range. Fabricated in 90-nm CMOS tech...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Nanoscale Research Letters
سال: 2020
ISSN: 1556-276X
DOI: 10.1186/s11671-020-3284-4